🫤
figuring things out (?)
Highlights
- Pro
Pinned Loading
-
fpga-uart-interface
fpga-uart-interface PublicA VHDL implementation of a UART interface on the Basys 3 FPGA board. Contains two top modules: an echo chamber and a hardware controller that translates mechanical switch inputs to ASCII codes and …
VHDL
-
The-Bell-App
The-Bell-App PublicAn automatic bell ringing system intended to help school administrations schedule bells to be rung on school days, for exams and whenever required.
Java 5
-
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.


