Skip to content

correct addr bus width#142

Merged
acastellane merged 1 commit intomasterfrom
correct_hls
Oct 12, 2021
Merged

correct addr bus width#142
acastellane merged 1 commit intomasterfrom
correct_hls

Conversation

@bmesnet
Copy link
Copy Markdown
Collaborator

@bmesnet bmesnet commented Oct 8, 2021

Signed-off-by: Bruno Mesnet bruno.mesnet@fr.ibm.com

Signed-off-by: Bruno Mesnet <bruno.mesnet@fr.ibm.com>
@bmesnet bmesnet requested a review from acastellane October 8, 2021 17:29
@bmesnet
Copy link
Copy Markdown
Collaborator Author

bmesnet commented Oct 8, 2021

By limiting the MMIO address to 9 bits (while some HLS actions needs 10 bits with vivado < 2020.2), this bad change was preventing some actions from starting almost the HLS memcopy actions)

Copy link
Copy Markdown
Collaborator

@acastellane acastellane left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

ok thanks

@acastellane acastellane merged commit e9484d4 into master Oct 12, 2021
@acastellane acastellane deleted the correct_hls branch October 12, 2021 14:31
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants